Recent advances bring within reach the viability of solving combinatorial problems using a quantum annealing algorithm implemented on a purpose-built platform that exploits quantum properties. However, the question of how to tune the algorithm for most effective use in this framework is not well understood. In this paper we describe some operational parameters that drive performance, discuss approaches for mitigating sources of error, and present experimental results from a D-Wave Two quantum annealing processor.
Introduction
In the last three decades researchers in algorithm engineering have identified many strategies for bridging the gap between abstract algorithm and concrete implementation to yield practical performance improvements; see [21] or [24] for an overview. In this paper we apply this conceptual framework in a novel context, to improve performance of a quantum annealing algorithm implemented on a purpose-built platform. Quantum annealing (QA) is a heuristic method for solving combinatorial optimization problems, similar to simulated annealing. The platform is a D-Wave Two 1 system, which exploits quantum properties to solve instances of the NP-hard Ising Minimization Problem (IMP).
Several research groups have reported on experimental work to understand performance of DWave systems; see for example [5] , [6] , [14] , [23] , [27] [29] , and [30] . Building on this experience we describe an emerging performance model that helps to distinguish the algorithm from its realization on a physical platform. Using this model we present a collection of strategies for improving computation times in practice. Our discussion exposes similarities as well as differences in algorithm engineering approaches to quantum versus classical computation.
The remainder of this section presents a quick overview of the quantum annealing algorithm and its realization in D-Wave hardware. Section 2 surveys the main factors that drive performance. Section 3 presents our strategies together with experimental results to study their efficacy. Section 4 presents a few concluding remarks.
The native problem An input instance to the Ising Minimization Problem (IMP) is described by a Hamiltonian (h, J) containing a vector of local fields h ∈ R n and a matrix of couplings J ∈ R n×n (usually upper-triangular). We may consider weights h v and nonzero J uv to be assigned to vertices and edges of a graph G = (V, E). The problem is to find an assignment of spin values s ∈ {−1, 1} n (i.e. a spin configuration or spin state) that minimizes the function E(s) = E(h, J, s) := v∈V (G)
This problem has origins in statistical physics, where E(s) defines the energy of a given spin state s. A ground state has minimum energy. A non-ground state is called an excited state; a first excited state has the lowest energy among exited states. Notice how the signs of (h, J) affect this function: a term with J uv < 0, called a ferromagnetic coupling, is minimized when s u = s v ; an antiferromagnetic coupling term with J uv > 0 is minimized when s u = s v . The problem is NP-hard when G is nonplanar [15] .
Quantum annealing While a classical bit takes discrete values 0 or 1, a quantum bit (qubit) is capable of superposition, which means that is simultaneously in both states; thus a register of N qubits can represent all 2 N possible states simultaneously. When a qubit is read, its superposition state "collapses" probabilistically to a classical state, which we interpret as a spin −1 or +1. Qubits act as particles in a quantum-mechanical system that evolves under forces described by a time-dependent Hamiltonian H(t). For a given Hamiltonian they naturally seek their ground state just as water seeks the lowest point in a landscape. Since superposition is represented not by a single state but by a probability mass, we can think of it as moving through hills in a porus landscape -this is sometimes called tunneling. A quantum annealing algorithm exploits this property to perform an analog computation defined by the following components. name qubits couplers temperature V7  481  1306  14mK 30ms 20µs 116µs   Table 1 : Operating parameters for the processor used in our tests.
(C1) The initial Hamiltonian H I puts each qubit into superposition whereby spins are independent and equiprobable. (C2) The problem Hamiltonian H P = (h, J) matches the objective function (1) so that a ground state corresponds to an optimal solution to the problem. (C3) The path functions A(r), B(r) define a transition from H I to H P , where A(r) : 1 → 0 and B(r) : 0 → 1 as r : 0 → 1. Parameter r controls the rate of change r = r(t) (possibly speeding up or slowing down) as time t moves from start t 0 = 0 to finish t f .
The entire algorithm is defined by the time-dependent Hamiltonian:
A QA algorithm can be simulated classically using many random states to model superposition: (C3) is analogous to a simulated annealing schedule, except it modifies the problem landscape rather than a traversal probability; (C1) corresponds to choosing random initial states in a flat landscape; and (C2) to the target solution. See [10] , [17] or [20] . QA belongs to the adiabatic model of quantum computation (AQC), which is a polynomially-equivalent [2, 13] alternative to the more familiar quantum gate model. QA algorithms typically use problem Hamiltonians from a subclass of those in the full AQC model; thus QA computation is likely not universal, although the question is open (see [22] ).
Hardware platform and cost models
A D-Wave Two (DW2) platform contains a quantum annealing chip that physically realizes the algorithm in Equation 2. Qubits and the couplers connecting them are made of microscopic superconducting loops of niobium, which exhibit quantum properties at the processor's operating temperature, typically below 20mK. See [7] for an overview.
The annealing process is managed by a framework of analog control devices that relay signals between a conventional CPU and the qubits and couplers onboard the chip, in stages as follows.
1.
Programming. The weights (h, J) are loaded onto the chip. Elapsed time = t p . 2. Annealing. The algorithm in (2) is carried out. Time = t f . 3. Sampling. Qubit states are measured, yielding a solution s. Time = t s . 4. Resampling. Steps 2 and 3 are repeated to obtain some number k of sampled solutions.
Total computation time is therefore equal to
Component times vary from machine to machine; the system used in our tests has operating parameters shown in Table 1 . Note that total time is dominated by what are essentially I/O costs; successive processor models have generally shown reductions in these times and this trend is expected to continue. Anneal time t f can be set by the programmer; the minimum setting 20µs is dictated by the system's ability to shape A(r) and B(r).
Analysis
In algorithm engineering we can identify different levels of instantiation in a spectrum that includes the pencil-and paper algorithm, an implementation in a high-level language, and a sequence of machine instructions. The definition of time performance (dominant cost vs. CPU time) and the set of strategies for reducing it (asymptotics vs. low-level coding) depend on the level being considered. This framework applies to quantum as well as classical computation. This subsection describes instantiation layers and cost models for the quantum annealing algorithm realized on D-Wave platforms.
Asymptotics of closed-system AQC Abstract AQC algorithms have been developed for many computational problems; see [22] for examples. For a given algorithm (a generalization of (2)) and input of size n, let γ = γ(n) denote the minimum spectral gap, the smallest difference between the energies of the ground state and the first excited state at any time t : 0 → t f . Under certain assumed conditions, if t f is above a threshold in Θ(poly(n)/γ 2 ), then the computation will almost surely finish in ground state. Setting t f below the threshold increases the probability that a nonoptimal solution is returned. Typically γ is difficult to compute and bounds are known only for simple scenarios; some algorithm design strategies have been identified for "growing the gap" to reduce asymptotic computation times. See [12] , [13] , [16] , [22] , or [25] for more.
Quantum computation in the real world Asymptotic analysis assumes that the algorithm runs in a closed system in perfect isolation from external sources of energy (thermal, electrical, magnetic, etc). It is a matter of natural law, however, that any physically-realized quantum computer runs in an open system and suffers interference from the environmental "energy bath." Environmental interference may reduce the probability of finishing in ground state -in particular the theoretical annealing time threshold depends on both γ 2 and the ambient temperature [3] , implying that colder is faster. In practice, there is evidence that the thermal bath can increase the probability of success substantially [11] .
We use the terms AQC and QA to distinguish algorithms running in closed vs. open systems. Some (exponential) bounds on convergence times of classical QA algorithms are known [17, 28] ; these bounds are better than those of simulated annealing in some cases.
Realization on D-Wave platforms In addition to the above nonideality, DW2 architecture imposes some restrictions on inputs:
1. The connection topology defines a hardware graph G = (V, E), a subgraph of a C 8 Chimera graph [7] containing 512 qubits. An IMP instance defined on a general graph G 0 must be minor-embedded onto G. This requires O(n 2 ) expansion in problem size [9] in the worst case; in practice we use a heuristic approach described in [8] . See Appendix A for more about Chimera graphs and minor-embeddings.
2. The elements of h and J must be in the real range [−1, 1]. This can be achieved by scaling general h and J by a positive constant factor α.
control error (ICE). Because of ICE, the problem Hamiltonian solved by the chip may be slightly different from the problem Hamiltonian specified by the programmer.
Putting all this together, total computation time in Equation (3) depends on the probability π of observing a successful outcome (a ground state) in a single sample. In theory, π depends on a threshold value for t f , which is typically unknown in open-system computing. Because of Hamiltonian misspecification we may prefer π < 1 in order to sample solutions near the (wrong) ground state; if π is too small, k can be increased to improve the overall success probability. Just as in classical computing, there is a trade-off between time and solution quality, although very little is known about the nature of that trade-off.
In what follows, we calculate the empirical success probability π for a given input as the proportion of successful samples drawn among k samples from the hardware, using various definitions of success in order to examine the relationship between computation time and solution quality. We calculate the expected number of samples required to observe a successful outcome with probability at least 0.99 (ST99): this is k 99 = log(1−.99)/ log(1−π). Computation time is found by combining k 99 with component times as in (3).
ICE: The error model
Our simplified model of ICE, which will be described more fully in a forthcoming paper, assumes that the problem Hamiltonian (h, J) is perturbed by an error Hamiltonian (h,J), whereh u andJ uv are independent Gaussians having mean 0 and standard deviations σ h and σ J , which vary by chip (and generally decrease with new models). For V7 (see Table 1 ) we have σ h ≈ .050 and σ J ≈ .035. These errors are relative to the nominal scale of [−1, +1], which means that if h and J are scaled by α ∈ (0, 1), relative errors are amplified by a factor of 1/α. 3 For a given spin configuration s this shifts the effective energy from E(s) by a Gaussian error E(s) with mean 0 and standard deviation σ E = (N σ 2 h + M σ 2 J ) 1/2 where N and M are the number of active qubits and couplers in the hardware graph. On a full size V7 problem (N = 481) we have σ E = 1.67. By the three-sigma rule, |Ẽ(s)| < 1.67 and |Ẽ(s)| < 5.01 for about 68 and 99.5 percent of spin configurations, respectively. Although σ E scales as Θ( √ n), the typical value of max s {|Ẽ(s)|} scales linearly in n, and is near 14 at full size.
ICE imposes a practical limit on the precision of (scaled) weights that can be specified in successful computations. For example, if h u , J uv ∈ [−1, +1], then two solutions s and s with E(s) < E(s ) satisfy E(s) ≤ E(s ) − 2, so it is relatively unlikely that E(s) +Ẽ(s) > E(s ) +Ẽ(s ). The difficulty occurs when energy levels differ by smaller amounts, which can happen when integer weights are scaled by α < 1. Figure 1 illustrates this effect using RAN3 instances (described in the next section) solved at full scale (α = 1/3) and half-scale (α = 1/6). The left panel shows how reducing the problem scale increases ST99 roughly tenfold in the median case for largest problems when searching for an optimal solution. The right panel shows ST99 when the success condition is to find a solution within σ E of ground state. In both scales, computation times shrink by more than two orders of magnitude in nearly all percentiles. This suggests that reductions in ICE on future chip models are likely to boost hardware performance significantly. Analyzing performance with respect to the σ E error bound allows us to look beyond the effect of Hamiltonian misspecification, which is detrimental to hardware success rates and may mask evidence of quantum speedup. 
Algorithm Engineering on D-Wave Two Platforms
In this section we consider strategies for mitigating ICE-related nonideality and small spectral gaps with the goal of increasing success probabilities and lowering computation times.
D-Wave systems realize a specific QA algorithm in the sense that the components H I , A(r), B(r) and r(t) are set in firmware (see [7] for details). Here we focus on parameters that can be controlled by the programmer, namely (h, J), t f , and k. We also consider classical methods for pre-processing and error correction. We evaluate these strategies on the following instance classes, described more fully in Appendix B.
• Random native instances (RANR). For each (u, v) ∈ G, J uv is assigned a random nonzero integer in {−R . . . + R}. We set h u = 0. 4
• Frustrated loop instances (FLR) [14] . These are constraint satisfaction problems whose entries of J lie in {−R, . . . , R}. They are combinatorially more interesting than RANR instances but do not require minor-embedding.
• Random cubic MAX-CUT instances (3MC). These are MAX-CUT problems on random cubic graphs, which must be minor-embedded onto the V7 hardware graph.
• Random not-all-equal 3-SAT instances (NAE). These are randomly generated problems near the SAT/UNSAT phase transition, filtered subject to having a unique solution (up to symmetry), and then minor-embedded onto the V7 hardware graph.
All experiments described here take random instances generated at sizes of up to 481 qubits; the specifics of instances are given in Appendix A. Unless otherwise specified, k 99 is calculated from 1000 samples in 10 gauge transformations (next section), totaling 10,000 samples. Optimal solutions are verified using an independent software solver. In rare cases a sample will not contain an optimal solution, giving an empirical success probability of 0 and ST99 = ∞. To simplify data analysis we look at ST99 for the 95th and lower percentiles of each input set; missing percentile points in some graphs correspond to observations of π = 0.
Gauge transformations
Given instance H = (h, J), one can construct a modified instance H = (h , J ) by flipping the sign of some subdimension of the search space, as follows: take a vector g ∈ {−1, 1} n , set h u = h u g u for each u, and set J uv = J uv g u g v for each coupler uv. When solving H in hardware, we can divide the k samples among p instances H 1 , H 2 , . . . , H p , where H i is constructed from H by a random gauge transformation g (i) ; we then apply the (idempotent) transformation to the hardware output to obtain a solution for H. Doing this mitigates the effects of some sources of ICE. Gauge transformations are also described in [6] and [29] . Figure 2 shows the effect of applying p = 10 gauge transformations on RAN1 instances (left) and NAE instances (right). In both cases, gauge transformations help more on the most difficult problems (higher percentiles). This is unsurprising, as difficult problems are typically more sensitive to perturbation by ICE. Note that every H i is a new instance which requires a programming step; the current dominance of t p over t f +t s means that it is rarely cost-effective to draw fewer than 1000 samples per gauge transformation. However, this technique may yield more significant performance improvements in applications other than optimization, such as fair sampling of the solution space, which is highly sensitive to Hamiltonian misspecification.
Optimal anneal times
Previous work [6, 29] has reported on experiments to find optimal settings of t f for RANR instances, concluding that for problem sizes N ≤ 512 the lowest possible t f = 20µs is longer than optimal. More recent work has found instances whose optimal anneal time on a DW2 processor is greater than 20µs [19] . Those studies consider anneal time in isolation, so that the optimal time t f minimizes k 99 t f . However, under the cost model in (3), the optimal t k minimizes k 99 (t k + t s ) so that a smaller increase in π is sufficient to reduce total runtime in practice. Also, by analogy to observations about simulated annealing in [30] , we might expect that longer anneal times are optimal for problem classes that are combinatorially interesting but relatively insensitive to misspecification (compared to RANR instances for large R). Figure 3 shows the result of varying the anneal time from 20µs to 160µs for 200 RAN1 problems and 200 FL2 problems at a 481-qubit scale drawing 100,000 samples over 100 gauge transformations: despite the noisy data, small reductions in ST99 can be seen at all quantiles. (Improvements from increased anneal time are less apparent for more error-sensitive classes such as NAE.) These limited results -together with very preliminary data on a prototype chip with > 900 qubits -suggest that we can expect anneal times to be more important to performance and to grow above 20µs on next-generation chips with up to 1152 qubits.
Methods for minor-embedded problems
Suppose we have a Hamiltonian (h 0 , J 0 ) for a general (non-Chimera-structured) IMP instance defined on a graph G 0 of n 0 vertices; this graph must be minor-embedded in the hardware graph G = (V, E) for solution. In current D-Wave architectures we have G ⊆ C k where C k is a Chimera graph on 8k 2 vertices. Each C k contains K 4k as a minor (actually requiring only 4k(k + 1) qubits [30] ), but in practice we can find more compact embeddings using a heuristic algorithm such as described in [9] . (See Appendix A.)
Optimizing chain strength An embedding contains, for each vertex v i of (h 0 , J 0 ), a set V i of vertices assigned to a connected subgraph of G. We call each V i (and a spanning subgraph induced by V i in G) a chain. By assigning a strong ferromagnetic coupling (a large-magnitude value −κ for κ > 0) between qubits in the same chain we can ensure that in low-energy states of (h, J), all qubits in V i will take the same spin value, for each i. Thus the hardware output is likely to yield feasible solutions when mapped back to v i in (h 0 , J 0 ).
Too-small κ produces broken chains (i.e. chains whose spins do not unanimously agree) in hardware output; that is, the solution in the code space cannot be mapped back to the (unembedded) solution space (see [32] ). On the other hand, large κ decreases the problem scaling factor α, which effectively boosts ICE, as in Figure 1 . Therefore the choice of κ has a significant effect on hardware success rates.
For NAE3SAT it appears that the hardware performs best when κ is minimized subject to the constraint that no ground state contains a broken chain; results on fully-connected spin glasses appear to agree [30] . This value of κ, denoted κ 0 , is instance dependent, and can be approximated empirically by gradually increasing κ from zero until the lowest energy found corresponds to a state with no broken chains. Figure 4 shows the effect of varying chain strength in NAE instances, with κ ∈ {κ 0 , κ 0 + 1}. For these instances κ 0 ranges between 1.5 and 6 on instances of 10 to 40 logical variables, embedded on 18 to 379 physical qubits. At largest problem sizes, increasing κ 0 by 1 can more than double median computation times. The right panel shows a difference of two orders of magnitude on some instances and an interesting bimodal property that awaits further analysis.
Chain shimming One can think of the Hamiltonian (h, J) in an embedded problem as a combination of two Hamiltonians, one encoding the original problem and one encoding the chain constraints. Thus we have (h, J) = (h, J p + J c ) since the chain Hamiltonian contains no local fields. Due to ICE, J c introduces a set of effective small local fields called h-biases. Although ICE will be mitigated in future hardware generations, this issue can be addressed immediately using a simple technique called chain shimming.
Chain shimming starts by sending the Hamiltonian (0, J c ) to the hardware and measuring the bias on each chain: that is, since (0, J c ) has no local fields and no connections between chains, the hardware should return unbroken chains having spins +1 and −1 with equal probability. If the distribution is biased, we place a compensating h-bias on each qubit of each askew chain. A few iterations of this process to refine h-biases can sometimes improve time performance. This technique can be most efficiently applied when the structure of G 0 (and therefore the chain Hamiltonian) is constant over many instances, e.g. for the fully-connected graphs described in [30] . Figure 5 shows ST99 for 210 3MC instances on V7 with and without shimming. The data provides some evidence of a slight but systematic improvement in performance as problems become larger and more difficult. This improvement is not seen for NAE instances, likely due to the higher chain strength required for NAE instances and the subsequent ICE sensitivity (3MC instances use κ = 2, which is always sufficient).
Classical Error Correction via Postprocessing
An obvious remedy for some types of errors described in 2.1.1 is to apply error correction techniques. Pudenz et al. [26, 27] present quantum error-correcting codes for D-Wave architectures; and Young et al. [32] describe quantum stabilizer codes. These techniques boost hardware performance immensely at the cost of many ancillary and redundant qubits, and consequently a reduction in the size of problems that can be solved on a fixed-size chip. An alternative strategy discussed here is to apply cheap classical postprocessing operations to the solutions returned by hardware.
Majority vote In embedded problems it is possible for the hardware to return solutions with broken chains. Rather than discarding such samples, we may instead set the spin of each qubit in a chain according to a majority vote of qubits in the same chain (breaking ties randomly). This is computationally inexpensive and improves hardware success probabilities. Several more sophisticated methods may be considered for repairing broken chains, such as increasing chain strength until votes are unanimous or converting unanimous chains into local fields to reduce the problem: further study is needed.
Greedy descent Another simple postprocessing technique is to walk each hardware solution down to a local minimum by repeatedly flipping random bits to strictly reduce solution cost. We call this approach greedy descent. In a minor-embedded problem, this can be applied to the solution to the unembedded or the embedded problem, or both. More generally, one can apply as a postprocessing step any classical heuristic that takes an initial state from the hardware and refines it, e.g. simulated annealing, tabu search, or parallel tempering. Figure 6 shows the effect of postprocessing on NAE instances. In these tests κ is set to κ 0 + 1, runs at higher κ will derive less benefit from majority vote, and more from greedy descent.
Conclusions
We have presented several algorithm engineering techniques that aim to improve the performance of D-Wave quantum annealing processors. These include strategies for modifying anneal times, changing the problem Hamiltonian (gauge transformations, chain shimming), improving chains in embedded problems, and exploiting simple postprocessing ideas. Many more ideas along these lines can be identified, and it remains to be seen what performance gains can be achieved by applying combinations of techniques. Beyond these individual strategies, perhaps a more important contribution has been the presentation of a conceptual framework for distinguishing performance of the quantum algorithm from its realization in technologically immature but rapidly-developing hardware.
The question arises as to how some of these techniques might affect the performance of classical software solvers. Techniques that focus on mitigating Hamiltonian misspecification (e.g. chain shimming and gauge transformation) are largely irrelevant to classical heuristic approaches to solving IMP, since digital computers do not experience these types of errors. Other techniques such as postprocessing and longer anneal times can be successfully transferred to some algorithmic approaches -such as heuristic search -but not necessarily to others -such as dynamic programming based approaches.
Both the quantum annealing paradigm and its implementation on quantum hardware are very new concepts, and the current performance model is primitive and incomplete. This paper represents a small step towards better understanding of performance in this novel computing paradigm.
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We extend warm thanks for useful discussions and suggestions to Carrie Cheung, Brandon Denis, Itay Hen, Robert Israel, Jamie King, Trevor Lanting, Aidan Roy, Miles Steininger, Murray Thom, and Cong Wang. A Chimera structure and the hardware graph Minor-embeddings A minor of a given graph G = (V, E) is any graph that can be constructed from G by application of some number of the following operations, in any order:
B Instance classes
We present a brief overview of instance classes used in this work.
B.1 Random instances (RANR)
For given hardware graph H = (V, E), for each (u, v) ∈ E generate a weight uniformly at random from the integer range [−R . . . + R] (omitting 0).
Katzgraber et al [18] have shown that these instances are fairly easy for simulated annealing based solvers, for two reasons. First, a random instance typically has a large number of global minima, which can be found using many random restarts. Second, during most of the anneal time the solution landscape has gentle slopes and no high barriers: thus the correct neighborhood of a global optimum is found early in the anneal process.
B.2 Frustrated loop instances
We present a construction of Hen [14] for an Ising Hamiltonian (h, J) over a hardware graph G in which ↑↑ . . . ↑ is a ground state. Let R, our precision limit, be a positive integer, let n be the number of vertices in G, and let r be a constraint-to-qubit ratio. We construct a Hamiltonian consisting of a conjunction of [rn] frustrated loops (where [rn] denotes the round-off of rn) as follows.
First let c 1 be a cycle chosen at random in some way. Here we do this by performing a random walk in G starting at a random vertex, and taking the first cycle we find. To ensure that the cycles spread across G sufficiently, we reject a cycle if it is contained entirely in a Chimera K 4,4 unit cell, and repeat the construction. Let n 1 be the number of vertices in c 1 ; note that due to the structure of G, n 1 is even and at least 6. We construct a Hamiltonian (0, J (1) ) by setting every edge of c 1 to −1 except one chosen uniformly at random, which we set to 1. It is now straightforward to check that (0, J (1) ) has 2n 1 ground states, and ground state energy −(n − 2).
We repeat this construction for further cycles c 2 , . . . , c rn , with the following wrinkle: if after choosing k cycles, an edge uv of G has
we forbid the edge uv from appearing in cycles c k+1 , . . . , c rn .
The final Hamiltonian of the problem is (h, J) = (0, [rn] i=1 J (i) ). Note that the specified ground state ↑↑ . . . ↑ can be "hidden" by applying a gauge transformation to the Hamiltonian.
The instances we use in this paper have ratio r = 0.2, which roughly corresponds to an empirically observed phase transition [14] , and precision limit R = 2, which is the minimum possible value that allows a rich set of instances.
B.3 Random cubic MAX-CUT instances
MAX-CUT on cubic graphs is a well-known NP-hard problem [4] that has a very simple Ising formulation. Maximum cardinality cuts on a graph G correspond to ground states of the Ising problem (0, J) where J uv = 1 for all uv ∈ E(G), and J uv = 0 elsewhere. It is straightforward to confirm that in the cubic case, when embedding a MAX-CUT Hamiltonian, chain strength κ = 2 is always sufficient to guarantee chain fidelity in the ground state. Indeed, any κ > 1 is sufficient.
B.4 NAE3SAT instances
As in FLR instances described above, we construct NAE instances as the conjunction of [rn] constraints. In this case we use r = 2.1, which corresponds roughly to the phase transition for Not-all-equal 3-SAT [1] . Further, the instances must be minor-embedded, as they do not naturally fit into the Chimera hardware graph.
We generate a random NAE3SAT instance by choosing [rn] clauses at random. Each clause consists of 3 unique randomly selected variables, each of which is negated independently with probability x i ,x j = q i q j for 1 ≤ i < j ≤ 3. As with frustrated loops, our final Hamiltonian (h, J) has h = 0 and J = [rn] i=1 J (i) . For sufficiently large n, the adjacency graph of the nonzero entries of J is sparse, with average degree 6r, and the nonzero entries of J are overwhelmingly in {−1, 1}. These random instances are converted to Chimera-structured problems via the heuristic minor-embedding algorithm described in [8] . The question of how performance varies from one embedding of an instance to another requires further study outside the scope of this paper. To separate this issue from the algorithm engineering approaches we study here, we take five embeddings of each instance. When we want to compare the performance under several parameter settings, we choose the "best" embedding to study. That is, we choose the embedding for each instance that maximizes the geometric mean of π under the parameter settings we compare.
Our choice of κ 0 for each embedded instance was (over)estimated by solving each problem for chain strength in 1, 1.5, 2, . . . until a ground state without broken chains was found.
